View AD9101_777219.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

rev. 0 information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of analog devices. a 125 msps monolithic sampling amplifier one technology way, p.o. box 9106, norwood, ma 02062-9106, u.s.a. tel: 617/329-4700 world wide web site: http://www.analog.com fax: 617/326-8703 ? analog devices, inc., 1997 functional block diagram clock clock v in c hold 4x amp + rtn r 3r + sampler AD9101 v out features 350 mhz sampling bandwidth 125 mhz sampling rate excellent hold mode distortion C75 db @ 50 msps (25 mhz v in ) C57 db @ 125 msps (50 mhz v in ) 7 ns acquisition time to 0.1% <1 ps aperture jitter 66 db feedthrough rejection @ 50 mhz 3.3 nv/ ? hz spectral noise density applications direct if sampling digital sampling oscilloscopes hdtv cameras peak detectors radar/ew/ecm spectrum analysis test equipment/ccd testers dds dac deglitcher general description the AD9101 is an extremely accurate, general purpose, high speed sampling amplifier. its fast and accurate acquisition speed allows for a wide range of frequency vs. resolution performance. the AD9101 is capable of 8 to 12 bits of accuracy at clock rates of 125 msps or 50 msps, respectively. this level of perfor- mance makes it an ideal driver for almost all 8- to 12-bit a/d encoders on the market today. in effect, the AD9101 is a track-and-hold with a post amplifier. this configuration allows the front end sampler to operate at relatively low signal amplitudes. this results in dramatic im- provement in both track and hold mode distortion while keeping power low. the gain-of-four output amplifier has been optimized for fast and accurate large signal step settling characteristics even when heavily loaded. this amplifiers fast settling time linearity (stl) characteristic causes the amplifier to be transparent to the low signal level distortion of the sampler. when sampled, output distortion levels reflect only the distortion performance of the sampler. dramatic snr and distortion improvements can be realized when using the AD9101 with high speed flash converters. flash converters generally have excellent linearity at dc and low fre- quencies. however, as signal slew rate increases, their perfor- mance degrades due to the internal comparators aperture delay variations and finite gain bandwidth product. the benefits of using a track-and-hold ahead of a flash converter have been well known for many years. however, before the AD9101, there was no track-and-hold amplifier with sufficient bandwidth and linearity to markedly increase the dynamic per- formance of such flashes as the ad9002, ad9012, ad9020, and ad9060. a new application made possible by the AD9101 is direct if- to-digital conversion. using the nyquist principle, the if freq uency can be rejected and the baseband signal can be recovered. as an example, a 40 mhz if is modulated by a 10 mhz bandwidth signal. by sampling at 25 msps, the signal of interest is detected. the AD9101 is offered in commercial and military temperature ranges. commercial versions include the AD9101ar in plastic soic and AD9101ae in ceramic lcc. military devices are available in ceramic lcc. contact the factory for availability of versions in dip and/or military versions. product highlights 1. guaranteed hold-mode distortion 2. 125 mhz sampling rate to 8 bits; 50 mhz to 12 bits 3. 350 mhz sampling bandwidth 4. super-nyquist sampling capability 5. output offset adjustable AD9101
rev. 0 C2C AD9101Cspecifications electrical characteristics (+v s = +5 v, Cv s = C5.2 v, r load = 100 v , r ln = 50 v unless otherwise noted) test AD9101 parameter conditions temp level min typ max units dc accuracy gain d v in = 0.5 v 25 c i 3.93 4 4.07 v/v d v in = 0.5 v full vi 3.9 4.1 v/v offset v in = 0 v 25 ci 3 10 mv v in = 0 v full vi 15 mv output resistance 25 c v 0.4 w output drive capability full vi 60 70 ma psrr d v s = 0.5 v p-p 25 cvi3743 db pedestal sensitivity to positive supply d v s = 0.5 v p-p full v 4 mv/v pedestal sensitivity to negative supply d v s = 0.5 v p-p full v 8 mv/v analog input/output output voltage range full vi 2.4 2.7 v input bias current 25 ci 5 15 m a full vi 20 m a input capacitance 25 cv 2 pf input resistance 25 cCt max vi 30 125 k w t min vi 25 k w clock/ clock inputs input bias current cl/ cl = C1.0 v full vi 3 3.6 ma input low voltage (v il ) 1 v in = 0.5 v p-p full vi C1.8 C1.5 v input high voltage (v ih ) 1 v in = 0.5 v p-p full vi C1.0 C0.8 v track mode dynamics bandwidth (C3 db) v out = 1 v p-p full iv 160 250 mhz slew rate 4 volt output step full iv 1300 1800 v/ m s overdrive recovery time 2 (to 0.1%) v in = 1 v to 0 v 25 cv 55 ns integrated output noise (5 mhzC200 mhz) 25 c v 210 m v input rms spectral noise @ 10 mhz 25 c v 3.3 m v/ ? hz hold mode dynamics worst harmonic (23 mhz, 50 msps) v out = 2 v p-p 25 c v C75 dbfs worst harmonic (48 mhz, 100 msps) v out = 2 v p-p 25 c iv C62 C57 dbfs worst harmonic (48 mhz, 100 msps) v out = 2 v p-p full (ind.) iv C53 dbfs worst harmonic (48 mhz, 100 msps) v out = 2 v p-p full (mil.) iv C51 dbfs worst harmonic (48 mhz, 125 msps) v out = 2 v p-p 25 c v C57 dbfs sampling bandwidth (C3 db) 3 v in = 0.5 v p-p 25 c v 350 mhz hold noise 4 (rms) full v 150 t h mv/s droop rate 25 ci 5 18 mv/ m s full vi 40 mv/ m s feedthrough rejection (50 mhz) v out = 2 v p-p full v C66 db track-to-hold switching aperture delay 25 c v C250 ps aperture jitter 25 c v <1 ps rms pedestal offset v in = 0 v 25 ci 5 20 mv v in = 0 v full vi 35 mv transient amplitude v in = 0 v full v 8 mv settling time to 4 mv v in = 0 v full v 4 ns glitch product 5 v in = 0 v 25 c v 20 pv-s hold-to-track switching acquisition time to 0.1% 2 v output step 25 cv 7 ns acquisition time to 0.01% 2 v output step 25 civ 1114ns 2 v output step full iv 16 ns power supply +v s current full vi 55 70 ma Cv s current full vi 59 73 ma power dissipation full vi 570 715 mw
notes 1 if the analog input exceeds 300 mv, the clock levels should be shifted as shown in the theory of operation section entitled driving the encode clock. 2 time to recover within rated error band from 160% overdrive. 3 sampling bandwidth is defined as the C3 db frequency response of the input sampler to the hold capacitor when operating in the sampling mode. it is greater than tracking bandwidth because it does not include the bandwidth of the output amplifier. 4 hold mode noise is proportional to the length of time a signal is held. for example, if the hold time (t h ) is 20 ns, the accumulated noise is typically 3 m v (150 mv/s 20 ns). this value must be combined with the track mode noise to obtain total noise. 5 total energy of worst case track-to-hold or hold-to-track glitch. specifications subject to change without notice. C3C rev. 0 AD9101 20-pin soic rtn rtn c b+ clk nc v in v out gnd clk gnd gnd 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 top view (not to scale) AD9101 +v s +v s +v s +v s c b ? s ? s ? s ? s 20-contact ceramic lcc 1 23 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 bottom view rtn rtn gnd gnd c b clk ? s nc v in v ou t gnd clk c b+ ? s +v s +v s +v s ? s ? s +v s pin configurations absolute maximum ratings 1 supply voltage (+v s ) . . . . . . . . . . . . . . . . . . . . C0.5 v to +6 v supply voltage (Cv s ) . . . . . . . . . . . . . . . . . . . . C6 v to +0.5 v analog input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 v clock/ clock input . . . . . . . . . . . . . . . . . C5 v to +0.5 v continuous output current 4 . . . . . . . . . . . . . . . . . . . . 70 ma storage temperature . . . . . . . . . . . . . . . . . . C65 c to +150 c operating temperature range ae, ar . . . . . . . . . . . . . . . . . . . . . . . . . . . . C40 c to +85 c se . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . C55 c to +125 c junction temperature (ceramic) 2 . . . . . . . . . . . . . . . +175 c junction temperature (plastic) 2 . . . . . . . . . . . . . . . . +150 c soldering temperature (1 minute) 3 . . . . . . . . . . . . . . +220 c notes 1 absolute maximum ratings are limiting values to be applied individually, and beyond which the serviceability of the circuit may be impaired. functional operability is not necessarily implied. exposure to absolute maximum rating conditions for an extended period of time may affect device reliability. 2 typical thermal impedances (no air flow, soldered to pc board) are as follows: ceramic lcc: q ja = 48 c/w; q jc = 9.9 c/w; plastic soic: q ja = 54 c/w; q jc = 7.3 c/w. 3 for surface mount devices, mounted by vapor phase soldering. prior to vapor phase soldering, plastic units should receive a minimum eight hour bakeout at 110 c to drive off any moisture absorbed in plastic during shipping or storage. through-hole devices can be soldered at +300 c for 10 seconds. 4 output is short circuit protected to ground. continuous short circuit may affect device reliability. pin description pin description connection 1 rtn gain set resistor return* 2 rtn gain set resistor return* 3c b+ bootstrap capacitor (positive bias) 4+v s +5 v power supply (analog) 5+v s +5 v power supply (analog) 6 gnd hold capacitor ground 7 gnd hold capacitor ground 8+v s +5 v power supply (digital) 9+v s +5 v power supply (digital) 10 clk true ecl t/h clock 11 clk complement ecl t/h clock 12 Cv s C5.2 v power supply (digital) 13 Cv s C5.2 v power supply (digital) 14 n/c no connection 15 v in analog signal input 16 gnd ground (signal return) 17 Cv s C5.2 v power supply (analog) 18 Cv s C5.2 v power supply (analog) 19 c bC bootstrap capacitor (negative bias) 20 v out analog signal output *see matching the AD9101 to a/d encoders. both pins should be either grounded or connected to voltage source for offset. warning! esd sensitive device caution esd (electrostatic discharge) sensitive device. electrostatic charges as high as 4000 v readily accumulate on the human body and test equipment and can discharge without detection. although the AD9101 features proprietary esd protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. therefore, proper esd precautions are recommended to avoid performance degradation or loss of functionality. explanation of test levels test level i C 100% production tested. ii C 100% production tested at +25 c, and sample tested at specified temperatures. iii C periodically sample tested. iv C parameter is guaranteed by design and characterization testing. v C parameter is a typical value only. vi C all devices are 100% production tested at +25 c. 100% production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices. ordering information temperature package package model range description option AD9101ar C40 c to +85 c plastic soic r-20 AD9101ae C40 c to +85 c lcc e-20a AD9101se C55 c to +125 c lcc e-20a
AD9101 C4C rev. 0 acquisition time is the amount of time it takes the AD9101 to reacquire the analog input when switching from hold to track mode. the interval starts at the 50% clock transition point and ends when the input signal is reacquired to within a specified error band at the hold capacitor. aperture delay establishes when the input signal is actually sampled. it is the time difference between the analog propaga- tion delay of the front-end buffer and the control switch delay time (the time from the hold command transition to when the switch is opened). for the AD9101, this is a negative value, meaning that the analog delay is longer than the switch delay. aperture jitter is the random variation in the aperture delay. this is measured in ps-rms and is manifested as phase noise on the held signal. droop rate is the change in output voltage as a function of time (dv/dt). it is measured at the AD9101 output with the de- vice in hold mode and the input held at a specified dc value; the measurement starts immediately after the t/h switches from track to hold. feedthrough rejection is the ratio of the output signal to the input signal when in hold mode. this is a measure of how well the switch isolates the input signal from feeding through to the output. hold-to-track switch delay is the time delay from the track command to the point when the output starts to change to ac- quire a new signal level. pedestal offset is the offset voltage measured immediately af- ter the AD9101 is switched from track to hold with the input held at zero volts. it manifests itself as a dc offset during the hold time. sampling bandwidth is the C3 db frequency response from the input to the hold capacitor under sampling conditions. it is greater than the tracking bandwidth because it does not include the bandwidth of the output amplifier which is optimized for settling time rather than bandwidth. track-to-hold settling time is the time necessary for the track to hold switching transient to settle to within 4 mv of its final value. track-to-hold switching transient is the maximum peak switch induced transient voltage which appears at the AD9101 output when it is switched from track to hold. clock inputs +2v 0v -2v analog input (x 4) +2v 0v -2v "1" "0" hold to track switch delay time (1.5 ns) aperture delay (?.25 ns) "track" acquisition time (see text) voltage level held "hold" sampler output signal (x 4) and amplifier output signal observed at hold capacitor observed at amplifier output "hold" clock clock clock track to hold settling (4 ns) timing diagram (500 ps/div)
AD9101 C5C rev. 0 v out ts acquisition time at hc to x% v out track hold track-to-hold induced glitch v hc t dht 1.5ns v hc amp hc sampler figure 1. acquisition time at hold capacitor during the track time. however, since the output amplifier al- ways tracks the front end circuitry, it catches up and di- rectly superimposes itself (less about 500 ps of analog delay) to v hc . since the small signal settling time of the output amplifier can be about 1.2 ns to 1 mv, and is significantly less than the hold time, acquisition time should be referenced to the hold capacitor. most of the hold settling time and output acquisition time are due to the sampler and the switch network. (output acquisition time is as seen on a scope at the output. this is typically 1.7 ns longer than actual acquisition time.) for track time, the output amplifier contributes only about 5 ns of the total; in hold mode, it contributes 1.7 ns (as stated above). a stricter definition of acquisition would actually include both the acquisition and track-to-hold settling times to a defined ac- curacy. to obtain 12-bit+ distortion levels and 50 msps opera- tion, the m inimum recommended track and hold times are 12 ns and 8 ns, respectively. to drive an 8-bit flash converter (such as the ad9002) with a 2 v p-p full-scale input, hold time to 1 lsb accuracy will be limited primarily by the aperture time of the encoder, rather than by the AD9101. this makes it pos- sible to reduce track time to as little as 5 ns, with hold time cho- sen to optimize the encoders performance. though acquisition time and track-to-hold settling time to 1/2 lsb (0.4%) accuracy are 6 ns and 4 ns respectively, it is still possible to achieve C45 db snr performance at clock speeds to 125 msps. this is because the settling error is roughly propor- tional to the signal level and is partially cancelled due to the high phase margin of the input sampler. hold vs. track mode distortion in many traditional high speed, open-loop track-and-holds, track mode distortion is often much better than hold mode dis- tortion. track mode distortion does not include nonlinearities due to the switch network, and does not correlate to the relevant hold mode distortion. but since hold mode distortion has tradi- tionally been omitted from manufacturers specification tables, users have had to discover for themselves the effective overall hold mode distortion of the combined t/h and encoder. theory of operation the AD9101 employs a new and unique track-and-hold archi- tecture. previous commercially available high speed track-and- holds used an open loop input buffer, followed by a diode bridge, hold capacitor and output buffer (closed or open loop) with an fet device usually connected to the hold capacitor. this architecture required mixed device technology and, usu- ally, hybrid construction. the sampling rate of these hybrids has been limited to 20 msps for 12-bit accuracy. distortion gener- ated in the front-end amplifier/bridge limited the dynamic range performance to the mid C70 dbfs for analog input signals of less than 10 mhz. broadband and switch-generated noise lim- ited the snr of previous track-and-holds to about 70 db. the AD9101 is a monolithic device using a high frequency complementary bipolar process to achieve new levels of high speed precision. its architecture completely breaks from the tra- ditional architecture described above. the hold switch has been integrated into the first stage closed-loop buffer. this innova- tion provides error (distortion) correction for both the switch and buffer while still achieving slew rates representative of an open-loop design. in addition, acquisition slew current for the hold capacitor is higher than the traditional diode bridge switch configurations, removing a main contributor to the limits of maximum sampling rate, input frequency and distortion. the closed-loop output amplifier includes zero voltage bias cur- rent cancellation, which results in high-temperature droop rates close to those found in fet type inputs. this closed-loop am- plifier inherently provides high speed loop correction and has extremely low distortion even when heavily loaded. extremely fast time constant linearity (7 ns to 0.01% for a 4 v output step) ensures that the output amplifier does not limit the AD9101 sampling rate or analog input frequency. (the acquisi- tion and settling time are primarily limited only by the input sampler.) the output is transparent to the overall AD9101 hold mode distortion levels for loads as low as 50 w . full-scale track and acquisition slew rates achieved by the AD9101 are 1800 v/ m s and 1700 v/ m s, respectively. when com- bined with excellent phase margin (typically 5% overshoot), wide bandwidth, and dc gain accuracy, acquisition time to 0.01% is only 11 ns. acquisition time acquisition time is the amount of time it takes the AD9101 to reacquire the analog input when switching from hold-to-track mode. the interval starts at the 50% clock transition point and ends when the input signal is reacquired to within a specified er- ror band at the hold capacitor. the hold-to-track switch delay (t dht ) cannot be subtracted from this acquisition time for 12-bit performance because it is a charging time and analog output delay that occurs when moving from hold to track; this delay is typically 1.5 ns. therefore, the track time required for the AD9101 is the acquisition time which includes t dht . note that the acquisition time is defined as the settled voltage at the hold capacitor and does not include the delay and settling time of the output amplifier. the example in figure 1 illustrates why the output amplifier does not contribute to the overall acquisition time. the exaggerated illustration in figure 1 shows that v hc has settled to within x% of its final value, but v out (due to slew rate limitations, finite bw, power supply ringing, etc.) has not settled
AD9101 C6C rev. 0 should be removed from around the v in and v out pins to mini- mize coupling onto the analog signal path. while a single ground plane is recommended, the analog signal and differential ecl clock ground currents follow a narrow path directly under their common voltage signal line. to reduce re- flections, especially when terminations are used for transmission line efficiency, the clock, v in and v out signals and respective ground paths should not cross each other; if they do, unwanted coupling can result. analog terminations should be kept as far as possible from the power supply decoupling capacitors to mini- mize supply current spike feedthrough. driving the encode clock the AD9101 requires a differential ecl clock command. due to the high gain bandwidth of the AD9101 internal switch, the input clock should have a slew rate of at least 400 v/ m s. to obtain maximum signal to noise performance, especially at high analog input frequencies, a low jitter clock source is re- quired. the AD9101 clock can be driven by an ad96685, an ultrahigh speed ecl comparator with very low jitter. figure 2 illustrates a recommended termination for the differen- tial encode clock inputs of the AD9101. the 40 w r ls is re- quired to level shift the ecl voltages more negative. this increases the linear signal range of the sampler. when the input is less than 600 mv (2.4 v p-p output), these level shift resistors are not required. 40 510 ?.2 v ?.2 v 40 510 clk clk 10 r ls 11 r ls figure 2. recommended encode clock termination when driving the encode clock from a remote circuit via transmission lines, or where stray capacitance exceeds 2 pf, thevenin equivalent terminations should be used (270 w to C5.2 v and 160 w to ground). for this 100 w equivalent termi- nation, r ls should be 20 w . driving the analog input special care must be taken to ensure that the analog input signal is not compromised before it reaches the AD9101. to obtain maximum signal to noise performance, a very low phase noise analog source is required. in addition, input filtering and/or a low harmonic signal source is necessary to maximize the spuri- ous free dynamic range. any required filtering should be located close to the AD9101 and away from digital lines. matching the AD9101 to a/d encoders the AD9101s analog output level may have to be offset or am- plified to match the full-scale range of a given a/d converter. this can generally be accomplished by inserting an amplifier af- ter the AD9101. for example, the ad671 is a 12-bit 500 ns monolithic adc encoder that requires a 0 v to +5 v full-scale analog input. an ad84x series amplifier could be used to con- dition the AD9101 output to match the full-scale range of the ad671. the AD9101 can perform a dc level shift function when its input is bipolar and the adc requires a unipolar signal. the ad9002 the architecture of the AD9101 minimizes hold mode distor- tion over its specified frequency range. as an example, in track mode the worst harmonic generated for a 20 mhz input tone is typically C65 dbfs. in hold mode, under the same conditions and sampling at 50 msps, the worst harmonic generated is C75 dbfs. the reason is the output amplifier in hold mode has only a dc distortion relevancy. with its inherent linearity (7 ns settling to 0.01%), the output amplifier has essentially settled to its dc distortion level even for track plus hold times as short as 20 ns. for a traditional open-loop output buffer, the ac (track mode) and dc (hold mode) distortion levels are often the same. droop rate droop rate does not necessarily affect a track-and-holds distor- tion characteristics. if the droop rate is constant versus the input voltage for a given hold time, it manifests itself as a dc offset to the encoder. for the AD9101, the droop rate is typically 3 mv/ m s. if a signal is held for 1 m s, a subsequent encoder will see a 3 mv offset voltage. if there is no droop sensitivity to the held voltage value, the offset would be constant and ride on the input signal and introduce no hold-mode nonlinearities. when droop rate varies proportionately to the level of the held voltage signal level, only a gain error is introduced to the a/d encoder. the AD9101 has a droop sensitivity to the input level of 20 mv/v m s. for a 2 v p-p output signal, this translates to a 1%/ m s gain error and does not cause additional distortion errors. however, hold times longer than about 500 ns can cause distor- tion due to the r hc time constant at the hold capacitor. in addition, hold mode noise will increase linearly vs. hold time and thus degrade snr performance. layout considerations for best performance results, good high speed design tech- niques must be applied. the component (top) side ground plane should be as large as possible; two-ounce copper cladding is preferable. all runs should be as short as possible, and de- coupling capacitors must be used. the schematic of a recommended AD9101 evaluation board is shown. (contact factory concerning availability of assembled boards.) all 0.01 m f decoupling capacitors should be low induc- tance surface mount devices (p/n 05085c103mt050 from avx) and connected with short lead lengths to minimize stray inductance. the 10 m f, low frequency tantalum power supply decoupling capacitors should be located within 1.5 inches of the AD9101. the common 0.01 m f supply capacitors can be wired together. the common power supply bus (connected to the 10 m f capaci- tor and power supply source) can be routed to the underside of the board to the daisy chain wired 0.01 m f supply capacitors. for remote input and/or output drive applications, controlled impedances are required to minimize line reflections that will reduce signal fidelity. when capacitive and/or high impedance levels are present, the load and/or source should be physically located within approximately one inch of the AD9101. note that a series resistance, r s , is required if the load is greater than 6 pf. (the recommended r s vs. c l chart in the typical per- formance section shows values of r s for various capacitive loads which result in no more than a 20% increase in settling time for loads up to 80 pf.) for best results when driving heavily capacitive or low resistance loads, the ad9630 buffer is strongly suggested. as much of the ground plane as possible
AD9101 C7C rev. 0 provides a good example. it operates on a single negative supply with the input range from 0 v to C2 v. by connecting pins 1 and 2 (rtn) to a +0.33 v level, rather than its usual ground connection, a bipolar 0.25 v input is shifted to 0 v to C2 v at the AD9101s output (see figure 3 in the applications section.) applications because of its rapid acquisition and low distortion, the AD9101 is useful in a wide range of signal processing. choosing between the ad9100 and AD9101 the first obvious difference between the ad9100 and AD9101 is sample rate. simplistically, any high resolution system (12C16 bits) operating below 25 msps will use the ad9100 and 8C12 bit systems operating above 25 msps will use the AD9101. there are, however, some subtle characteristics of these high performance track-and-hold amplifiers that create some excep- tions to these guidelines. the typical curve entitled dynamic range vs. analog frequency should be considered when choosing between these two high performance track-and-holds. when speed is critical, the AD9101 should receive strong con- sideration, even in high resolution systems. using a reduced sig- nal amplitude through the ad9100 greatly reduces slew limiting effects and should also be considered when converting high fre- quency (up to 70 mhz) analog signals with encode rates below 25 msps. sampler for flash adc flash adcs typically suffer degradation of dynamic range as signal frequency increases. the AD9101 was designed specifi- cally for the purpose of boosting this performance and allowing users to obtain maximum performance with flash adcs. figure 3 shows the block diagram and timing relationship for an 8-bit, 125 msps converter. clock 1 clock 2 + 1k 3k 1k 0.33v 0.1? +5v ad9002 40 w AD9101 ac rtn hold 3.5 ns 4.5 ns hold track hold track hold 3.5 ns 4.5 ns 3.5 ns clock 2 (ad9002) track track hold track 3.6 ns 4.4 ns 3.6 ns 44 ns 3.6 ns clock 1 (AD9101) 1.6 ns figure 3. AD9101 with 8-bit, 125 msps flash figure 4 contrasts performance of the flash converter alone vs. the circuit of figure 3. figures 5 and 6 show the block diagrams and dynamic range improvement when the AD9101 is used ahead of an 10-bit, 75 msps flash converter. the ad9630 is not required if the input frequency is limited to 40 mhz. ?0 ?0 ?0 1 10 100 ?5 ?0 ?5 ?5 ?0 ?5 db mhz with AD9101 encode = 125 msps worst harmonic snr w/harmonics a a with AD9101 figure 4. ad9002 dynamic range with and without AD9101 8 ns 8.5 ns 8 ns 8.5 ns 8.5 ns "track" "hold" "track" "hold" "track" clock 1 8.25 ns 8.25 ns 8.25 ns 8.25 ns 8.25 ns "hold" "track" "hold" "track" "hold" clock 2 AD9101 ad9630 ad9060 27 w clock 1 clock 2 2.5 ns figure 5. AD9101 with 10-bit, 75 msps adc ?0 ?0 ?0 1 10 100 ?5 ?0 ?5 ?5 ?0 ?5 with AD9101 db mhz encode = 60 msps with AD9101 worst harmonic snr w/ harmonics figure 6. ad9060 dynamic performance with and with- out AD9101
AD9101 C8C rev. 0 deglitcher many recently announced video-speed digital-to-analog con- verters feature very low glitch impulse. this is the result of de- sign emphasis on spurious free dynamic range (sfdr), a key spec for the emerging direct digital synthesis (dds) market. these dacs have extremely low spurs and often do not require deglitching. although their specs are impressive, these dacs may suffer har- monic distortion, especially at higher clock rates. therefore, a deglitcher using the AD9101 can improve sfdr in some cases. figure 7 illustrates the block diagram for deglitching an ad9713, 12-bit dac. sampling amplifier (AD9101) low distortion output 12 dac (ad9713) dds accumulator (ad9955) clk1 clk2 clk3 32 tuning word figure 7. deglitcher block diagram if-to-digital conversion traditional receivers with information encoded with in phase (i) and quadrature (q) signals comprise extensive analog signal processing ahead of the pair of adcs. this i-q demodulation in the analog domain requires precise gain and phase matching as well as close matching of the adcs. this leads to high cost both in materials and labor to attain the desired performance. digital front end designers have paid the cost for these components because adcs have limited the dy- namic range at higher signal frequencies. if bpf dsp i q numerically controlled oscillator (nco) digital filter adc analog input h (z) h (z) 12 AD9101 figure 9. direct if-to-digital thus, the final if signal was mixed with quadrature signals from the final lo. the two resultant baseband signals repre- senting i and q were digitized by independent converters. if bpf quadrature demodulator matched lpf with gain baseband adcs 90 local osc. adc adc dsp i q analog input figure 8. traditional l-q demodulation this method, shown in block form in figure 8, relies heavily on accuracy of the phase of the analog i and q signals applied to the adcs. as little as 0.5 of phase error can reduce system dy- namic range by 6 db or more. using the bandwidth and low distortion of the AD9101 greatly simplifies the analog front end and allows signal processing to be done in the digital domain which is more predictable and less susceptible to environmental changes. the simplified front end is illustrated in figure 9. this configuration removes the burden from the analog section. the AD9101 expands the dynamic range of the adc into the if bandwidth, allowing straightforward digital algorithms to de- modulate the i and q data.
AD9101 C9C rev. 0 +5v AD9101 evaluation board j2 clock in c3 c5 c7 r5 r7 h1 h4 j1 v in u1 h2 gnd ?.2v h3 c2 c6 r4 c4 c9 r3 c1 out r2 j3 v out r1 c9 3.0 (76.2) 3.5 (88.9) AD9101 layout component side ground plane bottom v out ?.2 v c3 c4 c1 1 2 3 4 5 6 7 8 9 10 c7 c8 20 19 18 17 16 15 14 13 12 11 +v s c2 10 m f + c6 10 m f + r2 51 ad96685br + 3 4 6 r3 51 clock input 11 12 q q le r6,160 r7, 270 r4,160 r5, 270 u1 j2 j1 27 r1 gnd gnd gnd clk AD9101 c b nc clk rtn rtn c b+ ? s v out ? s ? s ? s ? s v in +v s +v s +v s +v s v in notes 1. all capacitors are 0.01 m f unless otherwise designated. surface-mount caps preferred. 2. r1 should be selected based on c l and may be shorted for capacitive loads of less than 6 pf. 3. c1 should have a low inductance 0.01 m f with circuit leads as short as possible. 4. pinouts for AD9101 and ad96685 are for soic. evaluation circuit evaluation board ordering guide part number description AD9101/pcb fully populated and tested evaluation board AD9101/pwb printed circuit board without components
AD9101 C typical performance curves C10C rev. 0 hold mode distortion vs. analog input frequency feedthrough vs. input frequency recommended r s vs. c l for optimal settling time droop rate vs. temperature gain vs. frequency (track mode) track-to-hold-to-track transients power supply rejection ratio vs. frequency settling tolerance vs. acquisition time
AD9101 C11C rev. 0 outline dimensions dimensions are shown in inches and (mm). 20-pin soic 1 10 11 20 0.50 (1.27) bsc 0.019 (0.49) 0.014 (0.35) 0.012 (0.30) 0.004 (0.10) 0.050 (1.27) 0.016 (0.40) 0.104 (2.65) 0.093 (2.35) 0.0125 (0.32) 0.0091 (0.23) 0.419 (10.65) 0.394 (10.00) 0.299 (7.60) 0.291 (7.40) 0.512 (13.00) 0.496 (12.60) top view 20-contact lcc 0.050 (1.27) bsc 0.100 (2.54) 0.064 (1.63) 0.358 (9.09) 0.342 (8.69) 0.028 (0.71) 0.022 (0.56) 0.075 (1.91) ref. no. 1 pin index bottom view 123 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 0.055 (1.40) 0.045 (1.14)
c1659C24C5/92 printed in u.s.a.

▲Up To Search▲

Price & Availability of AD9101

	To Download AD9101 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .